Open main menu
Search
Page history
Xilinx CPLD.jpg
27 April 2026
RSS1
Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81.
16:56
+96