Changes

Roland DIF-AT (view source)

Revision as of 16:59, 27 April 2026

466 bytes added , Yesterday at 16:59

File:Main Board Side On.JPG|Main board, alt

File:SRAM + NOR FLASH.JPG|SRAM + NOR Flash (512kb)

File:ALESIS OTP CPLD.JPG|alt=Custom Alesis chip OTP? GAL?|Custom Alesis chip OTP CPLD? GAL?File:TDIF-BOARD.JPG|alt=TDIF daughter board|TDIF daughter boardFile:5v conditioning circuit.jpeg|alt=5v power conditioning|5v power conditioningFile:Sync section optocouplers.JPG|alt=sync circuitry with optocouplers|sync circuitry with optocouplersFile:Reset circuit.jpg|alt=Reset IC and switch|Reset IC and switchFile:Xilinx CPLD.jpg|alt=Xilinx CPLD with JTAG pads visible (pin 50, 81 silkscreen)|Xilinx CPLD with JTAG pads visible (pin 50, 81 silkscreen)

</gallery>

RSS1

Writers

83

edits