Roland DIF-AT: Difference between revisions
| Line 59: | Line 59: | ||
==JTAG/Programming/CPLD== | ==JTAG/Programming/CPLD== | ||
The device has two levels of firmware: NOR Flash and CPLD bitstream. The Xilinx is an older model XC95144 which is programmed over JTAG. However | The device has two levels of firmware: NOR Flash and CPLD bitstream. The Xilinx is an older model XC95144 which is programmed over JTAG. However (as I understand it) due to the architecture: bitstream cannot be read out over JTAG (even if unlocked) It has to use vendor specific tools (Platform Cable USB) in order to recover the bitstream. | ||
JTAG pads are exposed on the PCB as seen in the image above. I could connect to these to read the CPLD. Pretty soon they were pulled off the board, and I had to solder a pin to the leg temporarily to continue reading data. (before I discovered tiny IC clips!) | JTAG pads are exposed on the PCB as seen in the image above. I could connect to these to read the CPLD. Pretty soon they were pulled off the board, and I had to solder a pin to the leg temporarily to continue reading data. (before I discovered tiny IC clips!) | ||
| Line 573: | Line 573: | ||
</gallery> | </gallery> | ||
== To Do - == | ==To Do -== | ||