Mermaid:RE FlowChart Overview: Difference between revisions

From RECESSIM, A Reverse Engineering Community
Jump to navigation Jump to search
No edit summary
No edit summary
Line 1: Line 1:
flowchart LR
flowchart TD
     subgraph RE_Phase1 [ ]
     subgraph RE_Phase1 [Physical Analysis]
        direction LR
         Target_Selection(Target\n Selection)
         Target_Selection(Target\n Selection)
         Identify_Components(Identify\n Components)
         Identify_Components(Identify\n Components)
         Create_Block_Diagram(Create\n Block\n Diagram)
         Create_Block_Diagram(Create\n Block\n Diagram)
     end
     end
     subgraph Prog_Decision [ ]
     subgraph RE_Phase2 [Programmable Device Extraction]
    direction LRf
    %% subgraph Prog_Analysis [Programmable Devices Analysis]
         Contains_Prog_IC{Contains\n Programmable\n IC?}
         Contains_Prog_IC{Contains\n Programmable\n IC?}
         Complete_Documentation(Complete\n Documentation)
         Complete_Documentation(Complete\n Documentation)
    end
     Extract_Firmware(Extract\n Firmware)
     Extract_Firmware(Extract\n Firmware)
     subgraph Chip_Lock [ ]
     %% subgraph Chip_Lock [ ]
         Chip_Locked{Chip\n Locked?}
         Chip_Locked{Chip\n Locked?}
         Read_Chip_Memory(Read\n Chip\n Memory)
         Read_Chip_Memory(Read\n Chip\n Memory)
     end
     %% end
     subgraph Vuln [ ]
     %% subgraph Vuln [ ]
         Vulnerability_Exists{Vulnerability\n Exists?}
         Vulnerability_Exists{Vulnerability\n Exists?}
         Exploit_Chip(Exploit\n Chip)
         Exploit_Chip(Exploit\n Chip)
    %% end
    Find_Vuln(Find\n Vulnerability)
     end
     end


     Target_Selection --> Identify_Components
     Target_Selection --> Identify_Components
     Identify_Components --> Create_Block_Diagram
     Identify_Components --> Create_Block_Diagram
     RE_Phase1 --> Prog_Decision
     RE_Phase1 --> RE_Phase2
    Contains_Prog_IC -->|Yes| Extract_Firmware
     Contains_Prog_IC -->|No| Complete_Documentation
     Contains_Prog_IC -->|No| Complete_Documentation
    Prog_Decision -->|Yes| Extract_Firmware
     Extract_Firmware --> Chip_Locked
     Extract_Firmware --> Chip_Lock
     Chip_Locked -->|No| Read_Chip_Memory
     Chip_Locked -->|No| Read_Chip_Memory
     Chip_Lock -->|Yes| Vuln
     Chip_Locked -->|Yes| Vulnerability_Exists
     Vulnerability_Exists -->|Yes| Exploit_Chip
     Vulnerability_Exists -->|Yes| Exploit_Chip
     Vuln -->|No| Find_Vuln
     Vulnerability_Exists -->|No| Find_Vuln


click Target_Selection "https://www.mediawiki.org"
click Target_Selection "https://www.mediawiki.org"
click Identify_Components "/view/Main_Page"
click Identify_Components "/view/Main_Page"

Revision as of 06:25, 12 September 2026

flowchart TD subgraph RE_Phase1 [Physical Analysis] direction LR Target_Selection(Target\n Selection) Identify_Components(Identify\n Components) Create_Block_Diagram(Create\n Block\n Diagram) end subgraph RE_Phase2 [Programmable Device Extraction] direction LRf %% subgraph Prog_Analysis [Programmable Devices Analysis] Contains_Prog_IC{Contains\n Programmable\n IC?} Complete_Documentation(Complete\n Documentation) Extract_Firmware(Extract\n Firmware) %% subgraph Chip_Lock [ ] Chip_Locked{Chip\n Locked?} Read_Chip_Memory(Read\n Chip\n Memory) %% end %% subgraph Vuln [ ] Vulnerability_Exists{Vulnerability\n Exists?} Exploit_Chip(Exploit\n Chip) %% end Find_Vuln(Find\n Vulnerability) end Target_Selection --> Identify_Components Identify_Components --> Create_Block_Diagram RE_Phase1 --> RE_Phase2 Contains_Prog_IC -->|Yes| Extract_Firmware Contains_Prog_IC -->|No| Complete_Documentation Extract_Firmware --> Chip_Locked Chip_Locked -->|No| Read_Chip_Memory Chip_Locked -->|Yes| Vulnerability_Exists Vulnerability_Exists -->|Yes| Exploit_Chip Vulnerability_Exists -->|No| Find_Vuln click Target_Selection "https://www.mediawiki.org" click Identify_Components "/view/Main_Page"
flowchart TD
    subgraph RE_Phase1 [Physical Analysis]
        direction LR
        Target_Selection(Target\n Selection)
        Identify_Components(Identify\n Components)
        Create_Block_Diagram(Create\n Block\n Diagram)
    end
    subgraph RE_Phase2 [Programmable Device Extraction]
    direction LRf
    %% subgraph Prog_Analysis [Programmable Devices Analysis]
        Contains_Prog_IC{Contains\n Programmable\n IC?}
        Complete_Documentation(Complete\n Documentation)
    Extract_Firmware(Extract\n Firmware)
    %% subgraph Chip_Lock [ ]
        Chip_Locked{Chip\n Locked?}
        Read_Chip_Memory(Read\n Chip\n Memory)
    %% end
    %% subgraph Vuln [ ]
        Vulnerability_Exists{Vulnerability\n Exists?}
        Exploit_Chip(Exploit\n Chip)
    %% end
    Find_Vuln(Find\n Vulnerability)
    end

    Target_Selection --> Identify_Components
    Identify_Components --> Create_Block_Diagram
    RE_Phase1 --> RE_Phase2
    Contains_Prog_IC -->|Yes| Extract_Firmware
    Contains_Prog_IC -->|No| Complete_Documentation
    Extract_Firmware --> Chip_Locked
    Chip_Locked -->|No| Read_Chip_Memory
    Chip_Locked -->|Yes| Vulnerability_Exists
    Vulnerability_Exists -->|Yes| Exploit_Chip
    Vulnerability_Exists -->|No| Find_Vuln

click Target_Selection "https://www.mediawiki.org"
click Identify_Components "/view/Main_Page"