All public logs
Jump to navigation
Jump to search
Combined display of all available logs of RECESSIM. You can narrow down the view by selecting a log type, the username (case-sensitive), or the affected page (also case-sensitive).
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)- 18:34, 27 April 2026 RSS1 talk contribs uploaded File:Open OCD.png (OpenOCD reads CPLD)
- 18:33, 27 April 2026 RSS1 talk contribs created page File:Bluetag pin read.png (bluetag determines correct pinout)
- 18:33, 27 April 2026 RSS1 talk contribs uploaded File:Bluetag pin read.png (bluetag determines correct pinout)
- 18:32, 27 April 2026 RSS1 talk contribs created page File:Pullup info.png (pullup info, essential to correct read!)
- 18:32, 27 April 2026 RSS1 talk contribs uploaded File:Pullup info.png (pullup info, essential to correct read!)
- 18:31, 27 April 2026 RSS1 talk contribs created page File:XC3SPROG id read.png (XC3SPROG_id_read screenshot.)
- 18:31, 27 April 2026 RSS1 talk contribs uploaded File:XC3SPROG id read.png (XC3SPROG_id_read screenshot.)
- 18:23, 27 April 2026 RSS1 talk contribs created page File:VIVERIS BOUNDARY SCANNER.png
- 18:23, 27 April 2026 RSS1 talk contribs uploaded File:VIVERIS BOUNDARY SCANNER.png
- 16:56, 27 April 2026 RSS1 talk contribs created page File:Xilinx CPLD.jpg (Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81.)
- 16:56, 27 April 2026 RSS1 talk contribs uploaded File:Xilinx CPLD.jpg (Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81.)
- 16:53, 27 April 2026 RSS1 talk contribs created page File:Reset circuit.jpg (reset IC and switch)
- 16:53, 27 April 2026 RSS1 talk contribs uploaded File:Reset circuit.jpg (reset IC and switch)
- 16:49, 27 April 2026 RSS1 talk contribs created page File:5v conditioning circuit.jpeg (power conditioning)
- 16:49, 27 April 2026 RSS1 talk contribs uploaded File:5v conditioning circuit.jpeg (power conditioning)
- 16:47, 27 April 2026 RSS1 talk contribs created page File:Sync section optocouplers.JPG (Part of the sync circuitry with optocouplers)
- 16:47, 27 April 2026 RSS1 talk contribs uploaded File:Sync section optocouplers.JPG (Part of the sync circuitry with optocouplers)
- 13:47, 27 April 2026 RSS1 talk contribs created page File:DIFAT PIN HEADER GENERAL NOTES.png (General notes about the CPU,Flash, SRAM operational pins)
- 13:47, 27 April 2026 RSS1 talk contribs uploaded File:DIFAT PIN HEADER GENERAL NOTES.png (General notes about the CPU,Flash, SRAM operational pins)
- 12:43, 27 April 2026 RSS1 talk contribs created page File:DIFat 50 pin header4.png (pins 38 -50 on the header)
- 12:43, 27 April 2026 RSS1 talk contribs uploaded File:DIFat 50 pin header4.png (pins 38 -50 on the header)
- 12:41, 27 April 2026 RSS1 talk contribs created page File:DIFat 50 pin header3.png (pins 25 -38 on the header)
- 12:41, 27 April 2026 RSS1 talk contribs uploaded File:DIFat 50 pin header3.png (pins 25 -38 on the header)
- 12:40, 27 April 2026 RSS1 talk contribs created page File:DIFat 50 pin header2.png (pins 16-24 on the header)
- 12:40, 27 April 2026 RSS1 talk contribs uploaded File:DIFat 50 pin header2.png (pins 16-24 on the header)
- 12:39, 27 April 2026 RSS1 talk contribs created page File:DIFat 50 pin header1 .png (pins 1 to 16 on the header)
- 12:39, 27 April 2026 RSS1 talk contribs uploaded File:DIFat 50 pin header1 .png (pins 1 to 16 on the header)
- 08:55, 27 April 2026 RSS1 talk contribs created page File:DIF AT FLASH SETTINGS.png
- 08:55, 27 April 2026 RSS1 talk contribs uploaded File:DIF AT FLASH SETTINGS.png
- 22:04, 26 April 2026 RSS1 talk contribs created page Roland DIF-AT (Created page with "PCB photos, Pinouts, Pin header, Device operation, Connections between subsystems. Notes on firmware structure, Machine language monitor program, DFU, firmware extraction, fir...")
- 21:40, 26 April 2026 RSS1 talk contribs created page File:DIFAT 24.jpg
- 21:40, 26 April 2026 RSS1 talk contribs uploaded File:DIFAT 24.jpg
- 21:24, 26 April 2026 RSS1 talk contribs created page File:HEW.png (High performance embedded workshop RAM settings for firmware.)
- 21:24, 26 April 2026 RSS1 talk contribs uploaded File:HEW.png (High performance embedded workshop RAM settings for firmware.)
- 21:23, 26 April 2026 RSS1 talk contribs created page File:Binwalk entropy image.png (Binwalk entropy file for firmware)
- 21:23, 26 April 2026 RSS1 talk contribs uploaded File:Binwalk entropy image.png (Binwalk entropy file for firmware)
- 21:22, 26 April 2026 RSS1 talk contribs created page File:H8 3005 CPU.JPG (Roland used a full cpu for this design.)
- 21:22, 26 April 2026 RSS1 talk contribs uploaded File:H8 3005 CPU.JPG (Roland used a full cpu for this design.)
- 21:20, 26 April 2026 RSS1 talk contribs created page File:Main Board Side On.JPG (main board different angle (missing ICs now))
- 21:20, 26 April 2026 RSS1 talk contribs uploaded File:Main Board Side On.JPG (main board different angle (missing ICs now))
- 21:18, 26 April 2026 RSS1 talk contribs created page File:SRAM + NOR FLASH.JPG (Sram and NOR flash chip (512kb))
- 21:18, 26 April 2026 RSS1 talk contribs uploaded File:SRAM + NOR FLASH.JPG (Sram and NOR flash chip (512kb))
- 21:17, 26 April 2026 RSS1 talk contribs created page File:ALESIS OTP CPLD.JPG (Not sure if this is OTP GAL/CPLD. Custom.)
- 21:17, 26 April 2026 RSS1 talk contribs uploaded File:ALESIS OTP CPLD.JPG (Not sure if this is OTP GAL/CPLD. Custom.)
- 21:13, 26 April 2026 RSS1 talk contribs created page File:TDIF-BOARD.JPG (TDIF daughter board.)
- 21:13, 26 April 2026 RSS1 talk contribs uploaded File:TDIF-BOARD.JPG (TDIF daughter board.)
- 21:12, 26 April 2026 RSS1 talk contribs created page File:DIF-AT MAIN.JPG (Main board full)
- 21:12, 26 April 2026 RSS1 talk contribs uploaded File:DIF-AT MAIN.JPG (Main board full)
- 15:36, 26 April 2026 RSS1 talk contribs created page Audio/MIDI (created catagory page Audio MIDI) Tag: Visual edit
- 08:06, 26 April 2026 User account RSS1 talk contribs was created
