File:Xilinx CPLD.jpg

From RECESSIM, A Reverse Engineering Community
Jump to navigation Jump to search

Original file(3,864 × 5,152 pixels, file size: 5.6 MB, MIME type: image/jpeg)

Summary

Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current16:56, 27 April 2026Thumbnail for version as of 16:56, 27 April 20263,864 × 5,152 (5.6 MB)RSS1 (talk | contribs)Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81.

The following page uses this file:

Metadata