File:Xilinx CPLD.jpg
Jump to navigation
Jump to search
Size of this preview: 450 × 600 pixels. Other resolution: 180 × 240 pixels.
Original file (3,864 × 5,152 pixels, file size: 5.6 MB, MIME type: image/jpeg)
Summary
Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81.
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 16:56, 27 April 2026 | 3,864 × 5,152 (5.6 MB) | RSS1 (talk | contribs) | Xilinx CPLD and mux circuit. JTAG pads visible around pin 50 (silkscreen) and 81. |
You cannot overwrite this file.
File usage
The following page uses this file: