Changes

Jump to navigation Jump to search
m
Appears it was already updated in the field to the last OS version (1.022) from I'm not sure if it then wipes the other bank? Possibly, because the other regions are written with FF. However it was still pretty confusing to navigate around later on; BRA from active code to 0xFF region.
Probably some of these are the as yet un-mapped SRAM, and Alesis IC addresses. I've added peripheral mapping for the SCI. I'm learning a lot as I go! Also maybe the Alesis ASIC remaps certain memory addresses at run time? (more research has shown that this is likely). These images show the mirrored banked addresses - some lead to empty regions (maybe ram?) and some have near identical code (version differences?) and some have different data (bytes table for strings) [[File:DIF-ATBanked ROM2.png.png|thumb|DIF-AT firmware showing mirrored 'blank' bank location. |alt=]][[File:DIFAT Bank Example.png|alt=DIF-AT firmware with mirrored bank -near identical addressing much higher in ROM region|left|thumb|DIF-AT firmware with mirrored bank - almost identical addressing just much higher in ROM region]][[File:DIF-ATBanked ROM2.png.png|thumb|DIF-AT firmware showing mirrored 'blank' bank location. |alt=none]]
        <br />===Firmware Strings -===
Alright we've heard enough about them; here is the list - '''''strings -n 6 INTEL_HEX_DIF_AT_LH28F400BVE@TSOP48_byte_swapped.bin'''''
{| class="wikitable sortable"
135

edits

Navigation menu